This paper describes a new method to integrate low power analysis into highlevel synthesis. We addressed especially a specific analysis technique within the scheduling task of high-level synthesis. The analysis technique allows the determination of dedicated turn-on and turn-off mechanism. Therefore, the optimisation of power consumption is simultaneously improved with the design delay.
INTRODUCTION
Today highly integrated circuits and components entered all design areas. Especially consumer electronic devices, such as mobile-phones and PDA's belong to those integrated circuits. This battery driven devices don't have the ability to recharge the batteries at any time. For this reason, the usage of low power components plays a major role to receive longer operation time of these devices. The primary objective of such developments is the minimization of power consumption. To receive this objective, some methods are used to optimise the devices operation by adjusted cycle frequencies or deactivation of external devices and displays. Other methods optimise the power consumption of devices without modifying the functionality. Usually in this area it is expected to save power consumption. For example, at a laptop 52 % power is needed for the motherboard. The display consumes only 8 % [2] . Methodological investigation shows that there exists in particular asynchronous architectures methods to estimate power consumption [3] , [4] , [5] , [6] . The power consumption is often lower by two sequenced signals with the same value in opposite to signal switch with different values. Sequenced signals with the same value occurred often, because in synchronous designs each rising and falling edge generates an output value. Different estimation methods based on these techniques are developed [7] , [8] . If we embed this methods in the methodological design of digital systems [1] , a bottom-up approach will be recognizable. Optimisations referred to elementary cells of the final implementation and the data encoding are presented in [9], [10] and [11] . In generally power can be saved on register-transfer level by consideration of different architecture variants [8] . Furthermore it is possible to introduce parallelism and pipelining on architectural level to decrease power consumption. Another possibility offers the usage of guarded evaluation. The integration of registers on the primary inputs of a logical block avoid the switching of it. These registers store the values if the logical block is not used. The insertion of so called gated clocks allows the turning off of non-active design parts [7] , [12] . Especially techniques like operand isolation and pre-computation decreases the power consumption enormously. "Operand isolation" means that the operands are computed only once. The splitting of a calculation in pre-and main calculation is called pre-computation. But the integration of those techniques into the synthesis process is very complex and requires a substantial effort.
The selection of the design paradigm (synchronous, asynchronous) influences on one side the power consumption and on the other side the implementation. Furthermore, the methods used for the optimisation are described in [13] , [14] . Asynchronous architectures are good for low power designs, because hereby exists no clock-signal within the design. The asynchronous components are self-synchronising by a handshakemechanism [15] . Thus only active parts of an asynchronous design consumes power. The introduction of parallelism into the asynchronous architecture leads not to a increasing power consumption. The realization of the handshake-mechanism is a design effort. That mean, we need more wires for the implementation. This has to be considered with respect to the asynchronous architecture in opposite to a synchronous implementation.
In this paper we present a method, that discussed the optimisation of the power consumption on the architecture level. The method starts from a dataflow graph. We take into account the analysis method for asynchronous bitserial architecture that is presented in [16] . In the described method, that is integrated in the high-level synthesis, we develop an analysis method of architectures based on a data-flow level for bit-serial and bit-parallel architectures. The determined algorithms are filter-algorithms, which are used for signal pre-processing.
RELATED WORK
In the past several algorithms for high-level synthesis are developed. The major objective for all these algorithms was the minimization of the used resources to save chip area and the optimisation of the systems delay time. An interesting approach for the integration of low power techniques into the high-level synthesis is presented in [17] . The approach focuses on the minimization of resources per cycle whereby power is saved. This could be achieved by mapping the same operation types to a real resource.
Another interesting approach, that performs a power estimation for behavioural level is presented in [18] , [19] . The behavioural models are implemented in VHDL. Furthermore, parallelism and pipelining can be used on architectural level to decrease the power consumption.
METHODOLOGY AND ANALYSIS
The design of a digital system bases on a high-level specification. The specification is transformed into an algorithmic description, like C or behavioural VHDL source code. During the high-level synthesis the behavioural description of the algorithm is compiled into a structural description. Within the high-level synthesis several method are performed to realize the synthesis process. The methods are namely scheduling, allocation and binding. The scheduling process organizes the operation according the timing information. The mapping of the temporally organized operations and memory elements to real resources is done in the allocation and binding processes. In past approaches, these methods optimises only the delay time and the used area of the digital system. In this context the minimization of the power consumption isn't considered. In our approach, the minimization of the power consumption is the main objective. Therefore, the results of the activation interval analysis [16] based on a special asynchronous architecture [13] , [14] should be integrated into the high-level synthesis. The advantages of bit-serial architectures are the elimination of size overhead on logic level for each operation and that parallelism kept upright by using pipelining design style. During the high-level synthesis the algorithmic description is transformed into an internal format, called data-flow graph. The nodes in the data-flow graph correspond to the operations of the algorithmic description.
The edges indicate the data dependencies between the operations. The following definition gives a formal description of the data-flow graph.
Definition 1: Given a directed data-flow graph G = (V, E) with the set V = {Vi> ... , vn} of operations within the graph and the set E = tel, ... ,em} for the data dependencies.
Complex operations within the data-flow graph, such as trigonometric functions are replaced by the corresponding algorithm. Each node in the graph is annotated with some characteristics, as power consumption, number of control signal and timing information. The timing information consisted of the delay and throughput. Along the edges we can observe the activation of the specific operations [16] . In our bit-serial asynchronous architecture, during the analysis phase, each operation-node corresponds to a real resource. Therefore, for the asynchronous architecture it is not necessary to perform optimisation on the data-flow graph. But, if we want to analyse bitparallel architectures an optimisation of the operations within the data-flow graph is important and necessary. This means, we map the data-flow graph to a set of real resources M = {mh ... , md. This will be carried out by the already mentioned high-level synthesis. A formal definition of a valid implementation after the synthesis process is given in definition 2.
Definition 2: Given a graph according to definition 1 and a set M = {mh ... , ffiJc} of real resources. For each resource Illj the timing tj is known. Furthermore a latency-bound L is given. A valid implementation that consists of scheduling, allocation and binding has to fulfill the following terms:
• The latency-bound must be strictly adhered, that mean the delay time of the system is below L.
• The number of nodes running simultaneously on instances of a resource type is lower than the number of allocated instances of the type.
This definition shows the main tasks of the high-level synthesis. Obviously, an analysis of the power consumption could be integrated during the scheduling process. As mentioned before, the main objectives of the high-level synthesis are the minimization of run-time and chip area of the system. An integration of the power consumption optimisation process based on execution interval analysis is described in the next chapter.
SCHEDULING UNDER LOW POWER CONSTRAINTS
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Without loss of generality we assume that the power consumption Pi is known for each node Vi within the data-flow graph. From this follows:
Definition 3: (limited scheduling respectively to power consumption)
Find a schedule that fulfill the following formula:
Whereas IIljs is a number of real resources of a certain type in a schedule s, power consumption Pi of a real resource and duration Di of node i within a schedule s. Furthermore, gs represents the additional cost for switch-on/off mechanism for a schedule s.
Therefore, the value a. defines a bound for the scheduling algorithm. The activation interval analysis described in [16] calculated three different partitions for the data-flow graph depicted in Figure 1, Regarding node C in the second partition of the example data-flow graph, it is obvious that it is not necessary to activate this node for the entire running time. The calculation of the so called mobility, which describes the execution timing interval of a node, can be done by a computation of a ASAP 1 and ALAP2 scheduling [20] . These scheduling methods are arranges the operations according to the earliest respectively to the latest point of time. The mobility can be computed by the execution timing interval [asapv, alapv] for each node v of the data-flow graph. The formal definition is:
It is possible to compute both schedules in linear time. The ASAP schedule is depicted in Figure 2 for the example data-flow graph. Figure 3 shows the ALAP schedule of the example. A graphical representation of the execution timing intervals for the full design is depicted in Figure 4 . Therefore, the mobility for each node is:
The operations with mobility equal 1 are fixed for exactly one time frame in which they are executed. Operations with a mobility grater than 1 could be executed in different time frames. Especially, those operations are relevant for the minimization of the power consumption. That means, they can explicitly accessed by a switching on and off mechanism. Therefore, they contribute to a low power design. Besides this, those operations can be combined with others to maintain a guarded partition, but it is necessary to take into consideration the delay, power consumption, area for each resource and the data dependencies. This is reasonable for bit-serial architectures with a high data bit-width, because real resources could be saved. Power are saved by the minimization of real resources, but the mapping of operations to the same real resource increases the communication effort. For this reason, it is necessary to include registers and multiplexers in your design, but such components consumes additional power. In the following, we assume not to save real resource, but to integrate activation and deactivation mechanism like gated clocks and guarded evaluation [12] . If we summarized the information about the data dependencies and the mobility it is observable that operation A is completely independent of all others. Moreover operation A can be executed at any of the 4 cycles. Additionally, these operation could form an own partition, which can be explicitly activated or deactivated, but the aim is to combine operations that are active/passive in the same time frame to a guarded partition. In accordance with the previous discussion, operations D, F and G can be executed within 3 cycles. As mentioned before, operations B, E, H, I and J have the mobility 1 and will not be considered for the analysis, but those operations build another partition. At this point we received with this method the same results as from the activation interval analysis [16] . Obviously operation C isn't assigned to a partition. The mobility of operation C is 3. For this reason, it is necessary to execute C before the computation of operation J is started. This has to be done within the fIrst 3 cycles. Therefore, operation C can be deactivated for 2 cycles. Basically, this contributes to the minimization of power consumption which could not be identifIed with an activation interval analysis. One possible partition of the complete data-flow graph is depicted in Figure 5 . Each partition can be activated or deactivated with gated clocks or guarded evaluation. If gated clock are used the additional costs based on four AND gates (one for each partition). As mentioned before the target architecture for the high-level synthesis is a bitserial design. Therefore, the size of a real resource is in most cases smaller than multiplexer and register that are used by mapping of operations to a real resource. This method depends on the recognition of the data dependencies of the operations from the data-flow graph. Afterwards the ASAP and ALAP schedules are computed to calculate the execution intervals and the mobility. In combination with the mobility and the data dependencies the activation and deactivation partition are calculated. First results of different small fIlter algorithms for compression shows, that it is possible to received up to 20 % minimization of the power consumption, see Figure 6 . For the standard highlevel synthesis benchmark "differential equalizer" it is possible to save up to 10 % of the power consumption by using the low power high-level synthesis for a bit-serial design compared to regular bit-serial implementation. 
CONCLUSION AND FUTURE WORK
This paper describes an analysis method based on a data-flow graph that allows the integration of control mechanism for low power designs into the high-level synthesis. Especially, the scheduling which is part of the highlevel synthesis is used to activate only active operations.
Furthermore, it is planned to include the allocation and binding processes in the low power analysis. In addition to this, the implementation of a comprehensive design space exploration toolkit focuses on the aspects of power consumption so that timing behaviour is planned.
